Verilog enviroment setup